High-efficiency MOSFET-based MMC for LVDC Distribution Systems

Y. Zhong*, D. Holliday, S.J. Finney
Department of Electronic and Electrical Engineering
University of Strathclyde, Glasgow, UK
*yanni.zhong@strath.ac.uk

Abstract—Low-voltage DC (LVDC) systems offer a promising means for improving distribution system efficiency and reliability. The DC-AC conversion stage, however, is one of the main challenges for LVDC networks. A low-voltage modular multilevel converter (MMC) for LVDC distribution systems is proposed in this paper. Analysis is presented to show that its efficiency can exceed that of a conventional 2-level converter. The low voltage rating of each MMC submodule enables MOSFETs to be used in place of IGBTs to reduce power losses. The application of synchronous rectification (SR) further reduces conduction losses. It is shown that device switching frequency reduces as the number of MMC levels is increased. MMC power losses, for different numbers of levels, are compared with those of a conventional 2-level converter. Simulation and experimental results are presented to confirm the mathematical analysis.

Keywords—MMC; LVDC; loss calculation; synchronous rectification; thermal analysis

I. INTRODUCTION

Low-voltage power distribution networks face challenges from increased loads combined with deployment of new technologies. In particular, numbers of high-capacity power electronic interfaces, such as electric vehicle chargers and embedded PV generation, have increased significantly. Compared with conventional low-voltage AC systems, LVDC systems offer several potential benefits, including improved utilisation of cable voltage ratings, and elimination of reactive current and skin effect losses[1-3]. DC distribution also complements the growth of power electronic loads having an implicit DC stage as part of their grid interface [4]. Using DC can eliminate the stand-by losses caused by input transformers inside the adaptors of electronic loads, which are estimated to be approximately 52 TWh/year in the EU-27 countries [5]. Also, the use of higher distribution voltages, and point-of-use regulation in LVDC networks reduces the impact of thermal limits and increases transmission power capacity [1].

Although many new loads are directly suited to DC connection, DC networks will continue to supply a significant portion of conventional AC loads. A major challenge for LVDC systems are therefore the provision of low-loss, high power quality point-of-use DC-AC converters. High conversion efficiencies are required if the conversion losses are not to compromise the benefits of DC distribution. This paper explores the potential of low-voltage multi-level converters to provide high-efficiency, low-distortion DC-AC conversion.

Fig. 1 shows an H-bridge MMC where each phase has 2 arms, each consisting of n submodules (SM) and one arm inductor which is used to suppress the circulating current in the phase[6, 7]. The MMC topology enables it to achieve AC distribution voltage levels using fast, low-voltage, low-resistance MOSFETs in place of the IGBTs used in conventional two-level inverters. Each submodule contains two MOSFETs and one capacitor which acts as an energy storage component that may be inserted in the series path or bypassed according to the switching state of the MOSFETs [8]. The use of multilevel modulation allows the generation of a low-distortion output voltage without the need for output harmonic filters or a high switching frequency [9]. With increased cell number, switching loss is virtually eliminated resulting in a converter design in which conduction loss dominates. Appropriate choice of cell voltage allows the use of low-resistance MOSFETs thereby ensuring converter conduction loss is similar to or less than that which can be achieved with a single high-voltage device. Conduction loss can be further reduced by the use of parallel-connected MOSFETs, facilitated by low switching frequency which reduces the importance of dynamic current sharing. The inherent energy storage of the MMC also allows control and elimination of the DC side 2nd harmonic current, which would result from the connection of conventional single-phase inverters, without the need for bulky LC filters [10].
II. LOW-VOLTAGE MMC

The ideal linear model of a single-phase MMC (Fig. 2) assumes that all capacitor voltages are balanced. The upper and lower arm voltages and currents produced by the cascaded submodules are \( V_{a1} \) and \( V_{a2} \), and \( i_{a1} \) and \( i_{a2} \) respectively. Output voltage \( V_{ao} \) and current \( i_a \) are assumed to be sinusoidal with lagging phase angle \( \varphi \), and can be expressed as

\[
V_{ao} = M \cdot \sin \omega t \cdot \frac{V_{dc}}{2} \\
i_a = I_a \sin(\omega t - \varphi)
\]

where \( M \) is the modulation index.

The arm currents can be expressed as (3) and (4)[11, 12], where \( i_c \) is the circulating current in phase ‘a’.

\[
i_{a1} = i_c + \frac{i_a}{2} \tag{3}
\]

\[
i_{a2} = i_c - \frac{i_a}{2} \tag{4}
\]

With sinusoidal pulse wave modulation (SPWM), the instantaneous arm voltages can be expressed as (5) and (6).

\[
V_{a1} = m_1 \cdot V_c = \left( \frac{1}{2} - \frac{1}{2} M \cdot \sin \omega t \right) \cdot V_c \tag{5}
\]

\[
V_{a2} = m_2 \cdot V_c = \left( \frac{1}{2} + \frac{1}{2} M \cdot \sin \omega t \right) \cdot V_c \tag{6}
\]

To obtain the duty cycles for upper arm switches \( M_U \) and \( M_L \), a three-level MMC is illustrated (Fig. 3). Level-shifted SPWM (Fig. 4) is applied to control the switches. There are 2 submodules in one arm, hence the arm voltage can have 3 output levels: 0, \( V_{dc}/2 \) or \( V_{dc} \), as shown in Table 1.

During the interval \( 0 \leq \omega t < \pi \), the upper arm voltage \( V_{a1} \) has two states: 0 and \( V_{dc}/2 \). According to Fig. 4(b), the duty ratio \( d_1 \) relating to state \( V_{dc}/2 \) can be deduced as (7)

\[
d_1 = \frac{T_{on}/2}{T_s/2} = \frac{a'}{b'} = \frac{a}{b} = \frac{V_{a1}^-}{V_{tris}} \]

\[
= \frac{0.5 - 0.5 \cdot M \cdot \sin \omega t}{0.5} = 1 - M \cdot \sin \omega t \tag{7}
\]

where \( T_s \) is the switching period.
According to Table 1, only one submodule is inserted when \( V_{dc} = V_{dc}/2 \). The probability that SM1 is chosen is \( 1/C_{x}^{m} \), where \( C_{x}^{m} \) is the number of possible combinations of \( x \) items chosen from a set of \( m \) items at a time without repetition. Therefore, during \( 0 \leq t < \pi \), the duty cycle of switch \( S_{U/2} \) is

\[
d_{SU} = \frac{1}{C} \cdot d_1 = \frac{1}{2} \left( 1 - M \cdot \sin \omega t \right), \quad 0 \leq t < \pi \tag{8}
\]

Similarly, during the interval \( \pi \leq t < 2\pi \), the upper arm voltage \( V_{U/2} \) has two states: \( V_{dc} \) and \( V_{dc}/2 \). The duty ratios \( d_2 \) and \( d_3 \) relating to states \( V_{dc} \) and \( V_{dc}/2 \) are given by (9) and (10) respectively.

\[
d_2 = \frac{V_{U}}{V_{U/2}} = \frac{v'(t)}{d} = \frac{V_{dc} \cdot 0.5}{V_{U/2}} = -M \cdot \frac{0.5 - 0.5 \cdot M \cdot \sin \alpha t - 0.5 \cdot 0.5}{0.5} \tag{9}
\]

\[
d_3 = 1 - d_2 = 1 + M \cdot \sin \alpha t \tag{10}
\]

From Fig. 4(c), duty cycle of \( S_{U/2} \) during \( \pi \leq t < 2\pi \) is

\[
d_{SU} = \frac{1}{C} \cdot d_3 + d_2 = \frac{1}{2} \left( 1 - M \cdot \sin \omega t \right), \quad \pi \leq t < 2\pi \tag{11}
\]

In summary, the duty cycles for switch \( S_{U/2} \) and \( S_{L/2} \) are

\[
d_{SU} = \frac{1}{2} \left( 1 - M \cdot \sin \omega t \right) \tag{12}
\]

\[
d_{SL} = \frac{1}{2} \left( 1 + M \cdot \sin \omega t \right) \tag{13}
\]

For MMC with more than 3-levels, similar method can be used to calculate the duty cycles and the results are the same as (12) and (13).

Submodule switching frequency reduces as the number of levels increases. For a 3-level MMC, the ‘capacitor voltage sorting’ balancing method is used. During intersection of the modulation \( V_{U/2} \) and carrier waveforms, shown in Fig. 4, when arm current is positive, only the submodule with the smallest capacitor voltage \( V_{c} \) would be inserted, or that with the largest \( V_{c} \) would be bypassed [13], so that in one arm only one switch will act at the intersection point and the switching frequency of each switch is half the carrier frequency. Fig. 6 demonstrates the reduction in device switching frequency achieved with increasing numbers of levels.

### III. EFFICIENCY COMPARISON (LOSS CALCULATION)

Self-commutated power devices, such as MOSFETs and IGBTs, have two main power loss components: conduction loss and switching loss. Diodes can be considered as ideal switches at turn-on, so that losses are dominated by conduction and recovery losses.

#### A. Conduction Loss

Conduction loss is the product of on-state saturation voltage and on-state current. On-state resistance \( R_{on} \) can be obtained from manufacturers’ datasheets. IGBT, MOSFET and diode conduction losses can therefore be expressed as

\[
P_{\text{con,IGBT}} = \frac{1}{T} \int_{0}^{T} V_{on}(t) \cdot i_{c}(t) \, dt
\]

\[
P_{\text{con,MOSFET}} = \frac{1}{T} \int_{0}^{T} (V_{cso} + i_{c}(t) \cdot R_{on}) \cdot i_{c}(t) \, dt
\]

\[
P_{\text{con,Diode}} = \frac{1}{T} \int_{0}^{T} (V_{F0} + i_{c}(t) \cdot R_{on}) \cdot i_{c}(t) \, dt
\]

where \( V_{cso} \) and \( V_{F0} \) are the no-load IGBT and diode forward voltage drops respectively, and \( I_{av} \) and \( I_{rms}^{2} \) are the average and rms values of load current \( i_{c} \).

### Synchronous Rectification

While operating the MOSFET in the third quadrant, the output characteristics are symmetric to those of first quadrant operation, and the same on-state resistance can be assumed [14]. The reverse conduction characteristic of the MOSFET can be exploited to mitigate conduction losses in the anti-parallel diode which would otherwise compromise the efficiency of a multi-cell MMC. As illustrated in Fig. 5, for instance, the MOSFET (type IRF4668) on-state voltage is lower that across its body diode when the current is approximately 100A [15]. With synchronous rectification, the MOSFET is gated ‘on’ during diode conduction allowing preferential conduction through the low on-state resistance, and hence MOSFET output characteristics are symmetric to those of first quadrant operation.

\[
V_{SMI} = \frac{V_{dc}}{m}
\]

**Fig. 5** MOSFET and body diode voltage drop during third quadrant operation

**Fig. 6** Simulated submodule voltage (\( V_{SMI} \) in Fig. 1) waveforms for 2, 3 and 5-level converters

**Table 1** Loss comparison for 2-level and 3-level MMC

<table>
<thead>
<tr>
<th>Component</th>
<th>2-level MMC</th>
<th>3-level MMC</th>
</tr>
</thead>
<tbody>
<tr>
<td>IGBT Loss</td>
<td>0.5</td>
<td>0.45</td>
</tr>
<tr>
<td>MOSFET Loss</td>
<td>0.6</td>
<td>0.55</td>
</tr>
<tr>
<td>Diode Loss</td>
<td>0.7</td>
<td>0.65</td>
</tr>
</tbody>
</table>

**Fig. 5** MOSFET and body diode voltage drop during third quadrant operation

**Fig. 6** Simulated submodule voltage (\( V_{SMI} \) in Fig. 1) waveforms for 2, 3 and 5-level converters

**Table 1** Loss comparison for 2-level and 3-level MMC

<table>
<thead>
<tr>
<th>Component</th>
<th>2-level MMC</th>
<th>3-level MMC</th>
</tr>
</thead>
<tbody>
<tr>
<td>IGBT Loss</td>
<td>0.5</td>
<td>0.45</td>
</tr>
<tr>
<td>MOSFET Loss</td>
<td>0.6</td>
<td>0.55</td>
</tr>
<tr>
<td>Diode Loss</td>
<td>0.7</td>
<td>0.65</td>
</tr>
</tbody>
</table>
B. Switching Loss

Assuming a linear relationship between IGBT turn-on/off energy losses ($E_{on}/E_{off}$) and the collector current, curve fitting can be used to obtain an energy loss equation based upon device datasheet information. Thus, the IGBT switching losses can be calculated from the product of turn-on/off energy loss $E_{on}/E_{off}$ and switching frequency $f_s$, as shown in (17).

$$P_{SW,IGBT} = E_{switch} \cdot f_s$$
$$= \left[ (K_{on,0} + K_{off,0}) + (K_{on} + K_{off}) \cdot I_{gs} \right] \cdot f_s$$ (17)

where $K_{on,0}$ and $K_{off,0}$ are the offsets, $K_{on}$ and $K_{off}$ are the gradients used in the curve fitting of the $E_{on}$ and $E_{off}$ respectively.

MOSFET switching losses can be expressed as [16]

$$P_{SW,MOSFET} = \frac{1}{2} I_D V_D (t_{off} + t_{on}) f_s$$ (18)

where $t_{on}$ and $t_{off}$ respectively are the turn-on and turn-off times, which can be obtained from (19) and (20).

$$t_{on} = t_{off} = \frac{Q_{SW}}{I_{gs}}$$ (19)

$$Q_{SW} = (Q_{gs} - Q_{g(th)}) + Q_{gd}$$ (20)

where $Q_{SW}$ is the switching gate charge increment required as gate voltage increases from its threshold value to the end of its plateau length [17], and $I_{gs}$ is the average gate current.

The Miller plateau gate current is used to approximate the average gate current $I_{gs}$

$$I_{gs} = \frac{V_{gs} - V_P}{R_g}$$ (21)

where $V_P$ is the gate plate voltage, and $R_g$ is the total gate resistance. Diode reverse recovery loss is given by (22), where $Q_r$ is the reverse recovery charge.

$$P_{rr,D} = Q_{rr} \cdot V_D \cdot f_s$$ (22)

C. MMC Power Loss Calculation

Due to synchronous rectification, the diodes only conduct during dead-time. Because dead-time is only 2% of the switching period, the dead-time loss (diode conduction loss) can be ignored. Hence, MMC power losses are mainly comprised of MOSFET conduction and switching losses, and diode reverse-recovery losses. Fig. 8 shows the MMC current waveforms, whilst the power losses for the devices in one submodule are expressed in (23)-(28).

$$\overline{P}_{cond,MU} = \frac{1}{2\pi} \int_0^{2\pi} d\phi \cdot (i_{a1}^2 \cdot R_{an,M}) d(\omega t)$$ (23)

$$\overline{P}_{cond,ML} = \frac{1}{2\pi} \int_0^{2\pi} d\phi \cdot (i_{a1}^2 \cdot R_{an,L}) d(\omega t)$$ (24)

$$\overline{P}_{sw,DU} = \frac{1}{2\pi} \int_0^{2\pi} d\phi \cdot (i_{a1} \cdot f_s)^2 \cdot V_D d(\omega t)$$ (25)

$$\overline{P}_{sw,DL} = \frac{1}{2\pi} \int_0^{2\pi} d\phi \cdot (i_{a1} \cdot f_s)^2 \cdot V_D d(\omega t)$$ (26)

$$\overline{P}_{sw,MU} = \frac{1}{2\pi} \int_0^{2\pi} d\phi \cdot (i_{a1}^2 \cdot \frac{Q_{sw}}{i_{test} \cdot V_{test}}) \cdot f_s d(\omega t)$$ (27)

$$\overline{P}_{sw,ML} = \overline{P}_{sw,MU}$$ (28)

D. Thermal Calculation

Power losses in the semiconductors result in raised junction temperature. Thermal calculation is used to ensure power device junction temperature remains within its safe range.

Fig. 9 shows the thermal equivalent circuit for MOSFETs and IGBTs. $R_{(J-S)}$ denotes the thermal resistance between junction and heatsink, and comprises junction-to-case $R$ ($J-C$) and case-to-heatsink $R$ ($C-S$) thermal resistances, as shown in (29).

$$R_{\theta(J-S)} = R_{\theta(J-C)} + R_{\theta(C-S)}$$ (29)

The temperature differences between junction and ambient for MOSFET-based MMC and IGBT-based converters are given by (30) and (31) respectively. $R_{(S-A)}$ is the heatsink-to-ambient thermal resistance.

$$T_j - T_{amb} = \sum P_1 \cdot (R_{\theta(J-S)} + R_{\theta(S-A)})$$ (30)

$$T_j - T_{amb} = P_{IGBT} \cdot (R_{\theta(J-S)} + R_{\theta(S-A)}) + P_D \cdot (R_{\theta(J-S)} + R_{\theta(S-A)})$$ (31)
E. Comparison of Losses

Fig. 11 (a) shows the efficiency comparison between a conventional 10kHz 2-level converter and MMC systems with the equivalent switching performance. Input voltage is fixed at 600V and load increases from 3kW to 10kW. For MOSFETs, on-state resistance increases with junction temperature due to decreasing carrier mobility, as shown in Table 2 which details the devices used to obtain the results presented in Fig. 11. In this comparison, the junction temperature used for the calculation is 125°C.

The analytical results show that the efficiency of the MMC increases with the number of levels. In this comparison, the efficiency of an MMC with 5 levels or more exceeds that of the IGBT-based two-level converter. Whilst the focus so far has been the losses in semiconductor devices, there would also be losses associated with passive components: notably the output filter used in a 2-level inverter. Those losses are not taken into account in this paper.

Fig. 11 (b) shows the power loss comparison between a MOSFET-based MMC with parallel-connected devices and an IGBT-based two-level MMC at 125°C junction temperature. In each MMC submodule, two MOSFETs are connected in parallel, as shown in Fig. 10. As a result of reduced submodule switching frequency and the positive temperature coefficient characteristic of MOSFETs, the current can be shared equally between the parallel-connected MOSFETs. Equal current sharing is therefore assumed during calculations. Experimental result for current sharing will be presented in Section IV. From the calculated results shown in Fig. 11 (b), the efficiencies of MMC with parallel-connected MOSFETs are significantly higher than that of the 2-level IGBT-based converter.

Table 3 shows a comparison of heatsink requirements for the different converter options when delivering 10kW at an equivalent of 10kHz switching frequency. In each case the heatsink thermal resistance Rθ(S-A) is calculated to maintain the 125°C junction temperature used for loss calculation with an ambient temperature Tamb of 30°C.

As shown in Table 3, with the correct choice of MOSFET and with the number of converter levels equal to 5 or more, the required heatsink will be smaller than that of the conventional 2-level converter. Irrespective of the number of levels, the power losses in the MMC using parallel-connected MOSFETs (Fig. 10), and therefore heatsink requirements and dimensions, are dramatically reduced. For example, heatsink volume for a 7-level MMC is half that required for a 2-level converter, and heatsink volume required for a 9-level MMC with parallel-connected MOSFETs is 20 times smaller than that required for a 2-level converter, as indicated in Table 4.

Table 2 MOSFET Parameters

<table>
<thead>
<tr>
<th>Device</th>
<th>IRFP4768</th>
<th>IRFP4668</th>
<th>IRFP4568</th>
<th>IRFP4110</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDSS</td>
<td>250V</td>
<td>200V</td>
<td>150V</td>
<td>100V</td>
</tr>
<tr>
<td>Ron@25°C</td>
<td>14.5mΩ</td>
<td>8mΩ</td>
<td>4.8mΩ</td>
<td>3.7mΩ</td>
</tr>
<tr>
<td>Ron@80°C</td>
<td>23.9mΩ</td>
<td>12.8mΩ</td>
<td>7.44mΩ</td>
<td>4.9mΩ</td>
</tr>
<tr>
<td>Ron@125°C</td>
<td>33.9mΩ</td>
<td>17.6mΩ</td>
<td>10.1mΩ</td>
<td>6.9mΩ</td>
</tr>
<tr>
<td>Qrr@25°C</td>
<td>1480nC</td>
<td>633nC</td>
<td>515nC</td>
<td>94nC</td>
</tr>
<tr>
<td>Qrr@125°C</td>
<td>2260nC</td>
<td>944nC</td>
<td>758nC</td>
<td>140nC</td>
</tr>
</tbody>
</table>

Rθ: MOSFET drain to source on-state resistance
Qrr: MOSFET anti-parallel diode reverse recovery charge

Table 3 Required Rθ(S-A) for Different Types of Converters

<table>
<thead>
<tr>
<th>Converter Type</th>
<th>Pa Per phase (W)</th>
<th>Rθ(S-A) (°C/W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>2-level</td>
<td>IGBT 71.93</td>
<td>0.55</td>
</tr>
<tr>
<td></td>
<td>Diode 16.26</td>
<td>2.63</td>
</tr>
<tr>
<td>MMC</td>
<td>5-level 59.41</td>
<td>1.07</td>
</tr>
<tr>
<td></td>
<td>7-level 44.83</td>
<td>1.59</td>
</tr>
<tr>
<td></td>
<td>9-level 34.23</td>
<td>2.25</td>
</tr>
<tr>
<td></td>
<td>11-level 30</td>
<td>2.63</td>
</tr>
<tr>
<td>MMC with parallel connected MOSFETs</td>
<td>5-level 30.25</td>
<td>2.61</td>
</tr>
<tr>
<td></td>
<td>7-level 22.42</td>
<td>3.71</td>
</tr>
<tr>
<td></td>
<td>9-level 17.16</td>
<td>5.01</td>
</tr>
<tr>
<td></td>
<td>11-level 14.51</td>
<td>5.91</td>
</tr>
</tbody>
</table>

Fig. 10 One MMC submodule with 2 pairs of parallel-connected MOSFETs
### Table 4 Heatsink Comparison

<table>
<thead>
<tr>
<th>Heatsink Type</th>
<th>Height</th>
<th>Width</th>
<th>Length</th>
<th>$R_{\theta(S-A)}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>2-level</td>
<td>97CN-01000-A-200</td>
<td>40mm</td>
<td>200mm</td>
<td>0.54°C/W</td>
</tr>
<tr>
<td>7-level</td>
<td>43DN-01000-A-200</td>
<td>40mm</td>
<td>100mm</td>
<td>1.5°C/W</td>
</tr>
<tr>
<td>9-level$^a$</td>
<td>06DN-00750-A-200</td>
<td>12.5mm</td>
<td>43mm</td>
<td>4.9°C/W</td>
</tr>
</tbody>
</table>

$^a$ 9-level MMC with parallel-connected MOSFETs

### IV. EXPERIMENTAL VERIFICATION

A series of tests were conducted to validate the assumptions used for loss calculations for MOSFET MMC modules. Fig. 12 shows the experimental test rig used to measure the module switching behaviour and losses. It consists of a single MMC module operated as a DC-chopper with an R-L load. The module is mounted on a heatsink for which temperature rise has been pre-calibrated against known dissipation. Module heat sink temperature is used to predict the associated device losses at a range of power levels, thereby avoiding issues associated with direct electrical loss measurements [18]. Experimentally derived power loss predictions can then be compared with those calculated using the method described in Section III.

**A. Synchronous Rectification**

Fig. 13 shows module heat dissipation using both normal chopper operation and synchronous rectification, and highlights the reduced loss in the latter case.

**B. Current Sharing between Parallel-connected MOSFETs**

Because of the MOSFET’s positive temperature coefficient, current can be shared equally between parallel-connected MOSFETs. Fig. 14 shows the current sharing of two parallel MOSFETs at 10kHz switching frequency and 50% duty cycle. The drain currents of the two MOSFETs, measured using a Rogowski coil, are practically identical.

### Table 5 Chopper Circuit Component Thermal Resistances

<table>
<thead>
<tr>
<th>Component</th>
<th>Junction-to-Case</th>
<th>Case-to-Heatsink</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOSFET (IRFB4127PbF)</td>
<td>$R_{JC}=0.4°C/W$</td>
<td>$R_{CS}=0.5°C/W$</td>
</tr>
<tr>
<td>Thermal Insulator (Sil-Pad K-10 Thermal Pad @50 psi)</td>
<td>$R_{th}=2.01°C/W$</td>
<td></td>
</tr>
<tr>
<td>Heat Sink (47DN-01000-A-200)</td>
<td>$R_{SA}=$1.7°C/W</td>
<td></td>
</tr>
</tbody>
</table>

### Fig. 12 Experimental test rig for power loss measurement

### Fig. 13 Thermal performance comparison

### Fig. 14 Current sharing between 2 parallel-connected MOSFETs

### Fig. 15 Comparison of measured and calculated thermal results during

(a) normal operation and (b) synchronous rectification
C. Thermal Analysis

In the chopper test rig (Fig. 12), the inductive load is fixed and the input power is increased from 8W to 800W with 50% duty cycle and 10kHz switching frequency. The devices used, and their thermal resistances, are detailed in Table 5.

Based on the loss calculation, the maximum power loss (800W input power without synchronous rectification) is 8.4W, where the on-state resistance of the MOSFET at 25°C junction temperature is adopted. Therefore, the practical junction temperature can be calculated from (32).

\[ T_j = T_{amb} + P_{loss} \cdot (R_{j-c} + R_{BC-S} + R_{BINS} + R_{BHS}) \]  \( (32) \)

The maximum junction temperature is 63.7°C. Hence, \( T_j=60°C \) is used in the following Section III D.

D. Thermal Measurement Verification

Fig. 15 shows the calculated efficiency based on specific junction temperatures, \( T_j \). The lower temperature limit of \( T_j=25°C \) represents ambient. Whilst a higher value of \( T_j \) could be chosen as the upper limit, \( T_j=125°C \) represents a more practical case where temperature rise is not excessive. Calculated efficiency for \( T_j=60°C \) is also shown. This value corresponds to the predicted junction temperature at the thermal dissipation under test. The calculated efficiency curve at \( T_j=60°C \) shows good agreement with the measured data, which also lies within the expected range 25°C<\( T_j<125°C \).

V. CONCLUSION

It has been demonstrated that with the appropriate choice of devices and number of levels, low-voltage modular multilevel converters (MMC) can achieve very low switching loss without incurring additional conduction loss. These properties have the potential to deliver significant gains in efficiency over conventional two-level DC-AC converters. Experimental tests on one MMC submodule have been used to validate the MMC loss calculations. It has been shown that synchronous rectification results in reduced power loss and that further loss reduction can be achieved by parallel MOSFET connection, which is improved through the use of low switching frequency.

Losses are reduced at the expenses of increased system complexity. Notably the increased number of components and subsystems may impact on manufacturing cost and reliability. However, reliability issues are mitigated by the inherent redundancy which can achieve fault-tide through in multilevel topologies.

The MOSFET-based MMC converter is able to combine the high efficiency and high power quality necessary to overcome the DC-AC stage challenge in LVDC distribution networks.

ACKNOWLEDGMENT

The authors gratefully acknowledge the support of Charles Croser for the construction of test circuits and the financial support of the EPSRC (www.epsrc.ac.uk, Grant No. EP/I031707/1).

REFERENCES